System-on-Chip Verification Process Using UML
نویسندگان
چکیده
In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze and formalize the specification. The specification and implementation validation can be performed systematically by introducing UML. We applied our method to a Mobile Media Processors SoC. We improved the quality of てthe specification written in informal natural language through UML modeling techniques. The test scenarios and coverage metrics for implementation are derived from the UML model systematically. The result shows that our proposal is effective for eliminating errors from both specification and implementation.
منابع مشابه
Transforming Fuzzy State Diagram to Fuzzy Petri net
UML is known as one of the most common methods in software engineering. Since this language is semi-formal, many researches and efforts have been performed to transform this language into formal methods including Petri nets. Thus, the operation of verification and validation of the qualitative and nonfunctional parameters could be achieved with more ability. Since the majority of the real world...
متن کاملTransforming Fuzzy State Diagram to Fuzzy Petri net
UML is known as one of the most common methods in software engineering. Since this language is semi-formal, many researches and efforts have been performed to transform this language into formal methods including Petri nets. Thus, the operation of verification and validation of the qualitative and nonfunctional parameters could be achieved with more ability. Since the majority of the real world...
متن کاملSoft Intellectual Properties (IPs) integration for System On Chip (SOC) design
This work deals with incompatible soft intellectual properties (IPs) integration for System On Chip (SOC) design. IPs Structural and dynamic aspects are modeled via UML 2.x diagrams such as structural, timing and Statecharts diagrams. From these diagrams, interfaces are generated automatically following an interface generation algorithm. Interfaces behaviors verification is performed by the mod...
متن کاملAutomatic Synthesis and Formal Verification of Interfaces Between Incompatible Soft Intellectual Properties
In this work, we are concerned with automatic synthesis and formal verification of interfaces between incompatible soft intellectual properties (IPs) for System On Chip (SOC) design. IPs Structural and dynamic aspects are modeled via UML2.x diagrams such as structural, timing and Statecharts diagrams. From these diagrams, interfaces are generated automatically between incompatible IPs following...
متن کاملA Uml-based Static Verification Framework for Security Journal Article a Uml-based Static Verification Framework for Security
Secure software engineering is a new research area that has been proposed to address security issues during the development of software systems. This new area of research advocates that security characteristics should be considered from the early stages of the software development life cycle and should not be added as another layer in the system on an ad-hoc basis after the system is built. In ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004